A New Flexible Multi-flow LRU Cache Management Paradigm for Minimizing Misses

Anonymous for review

ABSTRACT

The Least Recently Used (LRU) caching and its variants are used in large-scale data systems in order to provide high-speed data access for a wide class of applications. Nonetheless, a fundamental question still remains open: in order to minimize miss probabilities, how should the cache space be organized to serve multiple data flows? Commonly used strategies can be categorized into two designs: pooled LRU (PLRU) caching and separated LRU (SLRU) caching. However, neither of these designs can satisfactorily solve this problem. PLRU caching is easy to implement and self-adaptive, but does not often achieve optimal or even efficient performance because its set of feasible solutions are limited. SLRU caching can be statically configured to achieve optimal performance for stationary workload, which nevertheless could suffer in a dynamically changing environment and from a cold-start problem.

To this end, we propose a new insertion based pooled LRU paradigm, termed I-PLRU, where data flows can be inserted at different positions of a pooled cache. This new design can achieve the optimal performance of the static SLRU, and retains the adaptability of PLRU in virtue of resource sharing. Theoretically, we characterize the asymptotic miss probabilities of I-PLRU, and prove that, for any given SLRU design, there always exists an I-PLRU configuration that achieves the same asymptotic miss probability, and vice versa. We next design a policy to minimize the miss probabilities. However, the miss probability minimization problem turns out to be non-convex under the I-PLRU paradigm. Notably, we utilize an equivalence mapping between I-PLRU and SLRU to efficiently find the optimal I-PLRU configuration. We prove that I-PLRU outperforms PLRU and achieves the same miss probability as the optimal SLRU for stationary workload. Engineeringly, the flexibility of I-PLRU avoids separating the memory space, supports dynamic and refined configurations, and alleviates the cold-start problem, potentially yielding better performance than both SLRU and PLRU.

1 INTRODUCTION

With increasingly deployed data-intensive applications, the critical role of caching in accelerating data access is becoming even more important. When a requested data item is found in the cache, called a *cache hit*, it can be served fast. Otherwise, a *cache miss* occurs, causing a significantly longer delay. A number of caching policies[5, 6, 10, 12, 18, 20, 21] have been proposed to update the data items in the cache. Among them, the least recently used (LRU) policy or its variants [4, 17, 22, 24, 26] are implemented as default [1, 2], owing to their simplicity and self-adaptive property [25]. For LRU, data items are listed in descending order of their last requested times. Upon a data item being requested, it is moved to the head of the list. If a miss occurs and the cache is full, the least recently used data item(s), i.e., the one(s) at the end of the list, would be evicted from the cache to accommodate the newly requested one.

A fundamental question still remains open: *in order to minimize the miss probabilities, how should the cache space be organized to serve multiple data flows?* Commonly used strategies to organize LRU caching can be categorized into two designs: pooled LRU (PLRU) caching and separated LRU (SLRU) caching. For PLRU, the entire cache space is pooled as a single LRU cache and serves multiple data flows by allowing complete cache sharing among the data flows. In contrast, for SLRU, the cache space is separated into multiple LRU cache partitions, and each flow is served by a dedicated partition.

Theoretical studies have been conducted to compare the performance of PLRU and SLRU [8, 25] through characterizing the miss ratios of LRU caching [11–16, 23]. Remarkably, PLRU caching enjoy a nice adaptivity property [21, 25], which often yield good performance for data request flows that dynamically change over time. However, in a stationary setting, it is proven [8, 25] that the optimal SLRU caching achieves asymptotic miss probabilities at least as good as PLRU caching. In a general setting, it is reported that separating cache space is more advantageous [7]. However, due to lack of adaptivity, it is difficult for SLRU to retain the optimal performance when data statistics, e.g., data item popularities and item request rates, are time-varying. This could cause low utilization and inefficiency since the separated multiple cache partitions could be unbalanced. Importantly, dynamically resizing these separate cache partitions incur overhead, e.g., using auto-mover for Memcached [1]. Specifically, a so-called cold-start problem [9] can deteriorate the performance during a transition period immediately after resizing the cache (see Section 3.3 on the cold-start problem). Other problems of dynamic resizing have also been reported, e.g., memory fragmentation [3, 19, 27].

To mitigate these problems, we develop a new insertion based pooled LRU (I-PLRU) caching paradigm. It achieves the optimal performance of static SLRU caching, provides more flexibility with refined control, and alleviates the cold-start problem in dynamically changing environments. For this new design, the cache space is pooled together and the data flows are inserted into the cache from

different positions along the ordered data item list (see Section 4.1 for the formal definition). The miss probabilities can be optimized by configuring the insertion position of each flow. Moreover, when arrival rates or popularity distributions of the data flows dynamically change over time, the configuration can be easily adapted to retain the high efficiency.

Notably, the analysis of I-PLRU is more challenging than PLRU and SLRU. Different insertion positions significantly complicate the way that the data flows interact with each other. More concretely, 1) the maintained data item list is not completely sorted anymore; 2) the data items of different flows could be organized in the same cache space through various ways to achieve more refined control. Fortunately, we establish an equivalence mapping between I-PLRU and SLRU, based on which, we rigorously characterize the asymptotic performance of I-PLRU, and prove that I-PLRU can achieve the same miss probabilities as the optimal SLRU. We summarize our contributions as follows.

Summary of contributions:

(1) We propose a new LRU cache management paradigm, termed I-PLRU, for multiple flows. It can be flexibly configured to optimize various performance objectives, and effectively alleviate the cold-start problem that hurts the performance of LRU caching during resizing.

(2) We rigorously characterize the asymptotic miss probability of I-PLRU caching. Under I-PLRU, the data flows are coupled together in a complicated way. Existing analytical tools for LRU caching cannot be directly applied. Instead, we overcome the difficulties by establishing an equivalence mapping between I-PLRU and SLRU. Specifically, we prove that for any given SLRU configuration, there always exists an I-PLRU configuration under which the asymptotic miss probability of each flow is the same as that under the SLRU configuration, and vice versa. Furthermore, we prove that the equivalence mapping is one-to-one.

(3) We study a class of performance optimization problems for I-PLRU caching based on miss probabilities. Such problems turn out to be non-convex. Though solving a general non-convex optimization problem is difficult, this class has a special structure to exploit. By using the equivalence mapping, we prove that the non-convex problem has only one stationary point, which is the global optimum. Interestingly, this equivalence mapping transfers the non-convex problem under I-PLRU to a convex problem under SLRU, which is analytically tractable. In a reverse direction, the optimal SLRU configuration can be mapped back to the optimal I-PLRU configuration.

The rest of the paper is organized as follows. In Section 2, we introduce notations and formulate the miss probability minimization (MPM) problem. In Section 3, we present the limitations of PLRU and SLRU. In Section 4, we propose the new caching paradigm I-PLRU and rigorously characterize its asymptotic performance. We also solve the MPM problem for I-PLRU in this section. The theoretical results are validated by simulations in Section 5. In Section 6, we conclude our work. The proofs of main theorems are provided in Section 7.

2 PROBLEM FORMULATION

The broad objective of this paper is to systematically develop an easy-to-implement and provably efficient LRU-based cache management mechanism that allows multiple flows to flexibly share a total memory space. To that end, in this section, we introduce the basic setting and the miss probability minimization (MPM) problem that we will tackle in the subsequent sections.

Consider M data flows, where a data flow is a sequence of data requests from a data domain or an application. Let $\mathcal{D}_m = \{d_i^{(m)}, i \geq 1\}$ denote the set of data items that are requested by flow m, $1 \leq m \leq M$. Assume that $\mathcal{D}_m$'s are disjoint sets and the data items are of unit sizes. The requests of flow m arrive according to a Poisson process with an arrival rate λ_m, $1 \leq m \leq M$. Let $\{\tau_n, -\infty < n < \infty\}$ denote the sequence of epochs when the requests arrive. Let I_n and R_n denote the flow index and the requested data that arrive at τ_n, respectively. Note that $I_n \in \{1, 2, \cdots, M\}$ and $R_n \in \mathcal{D}_{I_n}$. After the system reaches its stationarity, it suffices to analyze the system at a given epoch, say τ_0. We assume an independent reference model (IRM) [26], i.e., for $1 \leq m \leq M$,
1) the requests of different flows arrive independently with

$$\nu_m \triangleq \mathbb{P}[I_0 = m] = \lambda_m \Big/ \sum_{k=1}^{M} \lambda_k;$$

2) the requests within each flow are independent and follow the popularity distribution

$$p_i^{(m)} \triangleq \mathbb{P}\left[R_0 = d_i^{(m)} \Big| I_0 = m\right], \quad i \geq 1.$$

As reported by analysis on real data traces [28], the requests typically follow a Zipf's distribution. Thus, we assume, for $i \geq 1$, $1 \leq m \leq M$

$$p_i^{(m)} \sim c_m / i^{\alpha_m}, \quad \alpha_m > 1,$$

where $f(x) \sim g(x)$ means $\lim_{x \to \infty} f(x)/g(x) = 1$.

Let π be the cache management paradigm (e.g., PLRU, SLRU) that organizes the cache space to serve multiple flows. We use Q_m^π to denote the miss probability of flow m under the paradigm π, i.e.,

$$Q_m^\pi \triangleq \mathbb{P}\left[R_0 \text{ is a miss} | I_0 = m; \pi\right].$$

Miss probability minimization:
Miss probability minimization (MPM) is a fundamental problem for caching systems that support data-intensive applications. For a given cache space of total size C, the objective is to minimize the miss probability. The problem is formulated as follows

$$\min_{\pi} \quad \sum_{m=1}^{M} w_m \cdot Q_m^\pi \tag{1}$$

subject to   The total cache size is C,

where w_m's are arbitrary positive weights. The analysis in this paper for Problem (1) can be easily extended to general objective functions $\sum_{m=1}^{M} u_m(Q_m^\pi)$ where $u_m(\cdot)$'s are convex functions. More comments on the extension is provided in Section 4.3.

3 EXISTING APPROACHES

In this section, we summarize two commonly used design strategies, SLRU and PLRU, that are used to organize LRU caching for multiple data flows. We discuss their limitations, which motivate a new flexible cache management paradigm, i.e., I-PLRU.

3.1 Separated LRU (SLRU) Caching

Separated LRU (SLRU) caching is one of the most commonly used methods to organize cache space for multiple data flows [1, 2]. Under the SLRU paradigm, the total cache space is separated into multiple LRU caches and each flow is served by a dedicated partition as shown in Fig. 1. In general, consider M data flows served by SLRU with the total cache size C. Assume data flow m is only served by the m^{th} LRU cache, $1 \leq m \leq M$. Let $\theta_m C$ denote the size of the


Figure 1: Three data flows organized by SLRU caching

cache space allocated to the m^{th} LRU cache with $\sum_{m=1}^{M} \theta_m = 1$, $0 \leq \theta_m \leq 1$, $1 \leq m \leq M$. Although each cache can only store an integer number of data items, we assume that the cache size can take continuous real values for analytical convenience, because the discrete constraints will have a vanishing impact on the asymptotic results as $C \to \infty$. Note that the SLRU caching can be characterized by the allocation configuration θ and the total cache size C. Therefore, we introduce the following definition.

Definition 3.1 (SLRU). Set $\theta = (\theta_1, \theta_2, \cdots, \theta_M)$, $\theta_m > 0$, $1 \leq m \leq M$, $\sum_{m=1}^{M} \theta_m = 1$. Define $\mathcal{S}(\theta; C)$ as the SLRU paradigm where the total cache size is C and the size of the cache space allocated to flow m is $\theta_m C$.

Notably, under the SLRU paradigm, the flows are served independently by the corresponding LRU caches. The miss probability of each flow can be obtained using the analytical tool for standard LRU caching. Applying existing results in [14], the asymptotic miss probabilities under SLRU are provided in the following lemma.

LEMMA 3.2 ([14]). *Consider M data flows organized by the SLRU paradigm $\mathcal{S}(\theta; C)$. Let $Q_m^{SLRU}(\theta; C)$ denote the miss probability of flow m, $1 \leq m \leq M$. We have, as $C \to \infty$*

$$Q_m^{SLRU}(\theta; C) \sim \frac{\Gamma(1 - 1/\alpha_m)^{\alpha_m}}{\alpha_m} \frac{c_m}{(\theta_m C)^{\alpha_m - 1}},$$

where $\Gamma(x) = \int_{t=0}^{\infty} t^{x-1} e^{-t} dt$ is the gamma function.

Recall that $f(x) \sim g(x)$ means $\lim_{x \to \infty} f(x)/g(x) = 1$. By configuring the cache space allocated to each flow, the miss probability

can be minimized. We formulate the MPM problem under SLRU as

$$\min_{\theta} \quad \sum_{m=1}^{M} w_m \cdot Q_m^{\text{SLRU}}(\theta; C)$$

$$\text{subject to} \quad \theta_m \geq 0, \quad 1 \leq m \leq M, \tag{2}$$

$$\sum_{m=1}^{M} \theta_m = 1,$$

where w_m's are positive weights. Lemma 3.2 shows that the asymptotic miss probability of SLRU is a convex function with respect to θ. As a result, the MPM problem under SLRU is asymptotically a convex problem. Moreover, even for general objectives $\sum_{m=1}^{M} u_m(Q_m^{\text{SLRU}}(\theta; C))$, the problem remains convex as long as $u_m(\cdot)$'s are convex functions. More details of the MPM problem under SLRU are discussed in [8].

3.2 Pooled LRU (PLRU) Caching

Instead of separating the cache space into multiple LRU cache partitions that serve data flows dedicatedly, PLRU caching organizes the total cache space as a single LRU list as shown in Fig. 2. Once a request arrives, the requested data will be placed to the head of the list, no matter which flow it belongs to. In order to make room for newly requested data, the least recently used data item (i.e., the data stored at the rear) will be evicted if necessary. As we can see


Figure 2: Three data flows organized by PLRU caching

in Fig 2, the entire cache is shared by all data flows under LRU. Consequently, the cache space occupied by each flow is not fixed.

The PLRU paradigm has the advantage of simplicity and resource pooling nature whereby the cache space can be used more adaptively by all flows, when data statistics (e.g., popularities, request rates) are time-varying. The asymptotic miss probability of PLRU is characterized in [8, 25]. Different from SLRU, PLRU does not support flexible configurations and consequently does not generally achieve the minimum miss probability of SLRU. However, it is proven in [25] that PLRU automatically optimizes the MPM problem with a specific objective function $\sum_{m=1}^{M} v_m Q_m^{\pi}$ for any Zipf's popularity distributions. Recall that $v_m \triangleq \mathbb{P}[I_0 = m]$.

3.3 Limitations of SLRU & PLRU

Despite their appealing characteristics outlined above and successful applications, both SLRU and RLRU have limitations. In this section, we illustrate their limitations by simulation examples.

1. Limitations of SLRU:
Deteriorating performance in a dynamically changing environment: When the statistics of the workload change over time, a static cache

(a) Transient period of cold-start

(b) Increased miss probability during transient period

Figure 3: Deteriorating performance of SLRU

space allocation cannot always achieve the optimal performance. On the other hand, if dynamically resizing the cache partitions real-located among flows, a so-called cold-start problem will deteriorate the system performance [9]. When a portion of cache space is real-located, the data stored in this portion will be invalidated, which incurs high miss probabilities before the cache becomes full again. This phenomenon is called the cold-start problem. SLRU will suffer from the cold-start problem when changing the configuration.

Consider an SLRU system serving two flows with the objective to minimize the overall miss probability $0.5 \cdot Q_1^{\text{SLRU}} + 0.5 \cdot Q_2^{\text{SLRU}}$. Let $\alpha_1 = \alpha_2 = 1.2$ and $C = 4000$. Assume that the data set for each flow has 10^6 data items. We have $c_1 = c_2 = 1/\sum_{i=1}^{10^6} i^{-1.2} = 0.1895$. Assume that the workload has two stages. In Stage 1, the system only serves flow 1, i.e., $v_1 = 1, v_2 = 0$. To minimize the miss probability, all cache space is allocated to flow 1. After serving 10^5 requests from flow 1, the system enters Stage 2 and starts to serve two flows with $v_1 = v_2 = 0.5$. The optimal cache space allocation in Stage 2 is $\theta_1 = \theta_2 = 0.5$ due to the symmetric setting. At the beginning of Stage 2, no valid data is stored in the cache space allocated to flow 2, and the system suffers from the cold-start problem. We define the transient period as the time period when the cache of flow 2 is not full. After that, the system is in the stationary period. In Fig. 3a, we illustrate how the overall miss probability changes over time in Stage 2 under the SLRU paradigm. The miss probability is approximated by the miss frequency of every 500 requests. It can be observed that the overall miss probability during the transient period is much higher than that during the stationary period. In Fig. 3b, we plot the average miss probability

of the transient period and the stationary period for both SLRU and I-PLRU. It can be observed that the miss probability of I-PLRU only increases by 10.28% during the transient period, compared with a 16.50% increment of SLRU. Therefore, the new I-PLRU paradigm is less impacted by the cold-start problem. Moreover, I-PLRU achieves the same stationary miss probability with the optimal SLRU.

2. Limitations of PLRU:
Lack of refined control for individual flows: Once the total cache space is given, the PLRU paradigm is fixed. It does not support flexible configurations for individual flows to optimize general performance objectives. We overcome this limitation by proposing I-PLRU paradigm, which assigns individualized insertion positions for different flows.

Consider 2 data flows with $v_1 = v_2 = 0.5, \alpha_1 = \alpha_2 = 2$. Assume that the data set for each flow has 10^6 data items with $c_1 = c_2 = 1/\sum_{i=1}^{10^6} i^{-2} = 0.6079$. The performance objective is to minimize the overall miss probabilities $w_1 Q_1^\pi + w_2 Q_2^\pi$. Let $w_1 = 0.1, w_2 = 0.9$. We plot the the overall miss probabilities achieved by PLRU and the

Figure 4: Suboptimal performance of PLRU

optimal I-PLRU in Fig. 4. We observe that the new I-PLRU paradigm achieves better performance than PLRU.

4 A NEW FLEXIBLE CACHE MANAGEMENT PARADIGM

In this section, we propose an insertion based pooled LRU caching design, termed I-PLRU. It achieves the high efficiency of SLRU and retains the adaptability of PLRU at the same time. In Section 4.1, we introduce the definition of I-PLRU. In Section 4.2, we rigorously characterize the asymptotic miss probability achieved by I-PLRU, and establish an equivalence mapping between I-PLRU and SLRU. In Section 4.3, we formulate the MPM problem for I-PLRU and find the optimal I-PLRU configuration based on the equivalence mapping.

4.1 Definition of I-PLRU

Under the I-PLRU paradigm, the memory space is organized as a single list and serves multiple flows in a common shared cache as in the PLRU mechanism. However, different from the PLRU paradigm, data flows can be inserted at different positions rather than merely at the head of the list. Specifically, each data flow is assigned with an insertion position. Once a request arrives, the requested data will be inserted at the corresponding position in an LRU fashion. Note that

PLRU is a special case of I-PLRU where the insertion positions of all flows are the head of the list. If a miss occurs and the cache is full, the data stored at the rear of the list will be moved out of the cache to make room for the newly requested one. Remarkably, under I-PLRU, data items are not fully sorted as in the PLRU mechanism, because the data flows can be inserted at different positions.

Without loss of generality, assume the flows are sorted according to their insertion positions, such that flow 1 is inserted at the head of the list. We illustrate an I-PLRU paradigm serving 3 flows in Fig. 5. The cache can be labeled as M consecutive blocks (say B_m, $1 \leq m \leq M$) such that flow m is inserted at the first position of B_m. According to the insertion and eviction policy, the memory block


Figure 5: Three data flows organized by I-PLRU caching

B_m is shared by flows $1, \cdots, m$, but not flows $m+1, \cdots, M$. Notably, an I-PLRU paradigm can be characterized by the total cache size C and the insertion positions (or equivalently, the size of B_m's).

Definition 4.1 (I-PLRU). Set $\boldsymbol{\eta} = (\eta_1, \eta_2, \cdots, \eta_M)$, $\eta_m \geq 0$, $1 \leq m \leq M$, $\sum_{m=1}^{M} \eta_m = 1$. Define $I(\boldsymbol{\eta}; C)$ as an I-PLRU paradigm where the total cache size is C and the cache size of B_m is $\eta_m C$.

We list the key advantages of I-PLRU over PLRU and SLRU as follows.

(1) *High Efficiency:* I-PLRU supports flexible configurations to optimize system performance. As one of the main results of this paper, we will show (in Theorem 4.10) that I-PLRU can achieve the same miss probabilities as the optimal SLRU paradigm, and significantly improves the performance of conventional PLRU.

(2) *High Adaptability:* When configurations require adaptive updates in dynamically changing environments, I-PLRU is less impacted by the cold-start problem compared to SLRU. By changing insertion positions rather than cache partitions, the memory space under I-PLRU is not pre-allocated to a flow until sufficient requests arrive. Consequently, the cache is never empty even when configurations are dynamically adapted. We show the benefits of I-PLRU under the cold-start through simulation results (in Experiment 3).

Despite all these advantages, the theoretical analysis for I-PLRU is far more challenging than that for PLRU and SLRU. We will show (in Section 4.3) that the MPM problem under I-PLRU is non-convex. To illustrate the difficulties, consider three flows served by PLRU and I-PLRU shown in Fig. 2 and Fig. 5, respectively. Under the PLRU paradigm, data items of the three flows are evenly distributed in the cache if popularity distributions are similar. Under the I-PLRU

paradigm, however, data items of each flow are more concentrated around its insertion position. As a result, the flows are coupled together in a complicated way.

4.2 Equivalence Mapping Between I-PLRU and SLRU Paradigms

In this section, as the total cache size $C \to \infty$, we characterize the asymptotic behavior of the proposed I-PLRU paradigm by establishing an equivalence mapping between I-PLRU and SLRU.

Let the random variable $X_m(\boldsymbol{\eta}; C)$ denote the number of data items of flow m stored in the I-PLRU $I(\boldsymbol{\eta}; C)$. Let $Q_m^{\text{I-PLRU}}(\boldsymbol{\eta}; C)$ denote the miss probability of flow m under $I(\boldsymbol{\eta}; C)$. In this section, we rigorously characterize the asymptotic behavior of $X_m(\boldsymbol{\eta}; C)$ and $Q_m^{\text{I-PLRU}}(\boldsymbol{\eta}; C)$ as the total cache space $C \to \infty$.

Definition 4.2 (Equivalence). Given M data flows and the cache space of size C. We say that the I-PLRU paradigm $I(\boldsymbol{\eta}; C)$ and the SLRU paradigm $S(\boldsymbol{\theta}; C)$ are equivalent, denoted by

$$I(\boldsymbol{\eta}; C) \equiv S(\boldsymbol{\theta}; C),$$

if, for any $1 \leq m \leq M$, as the total cache size $C \to \infty$

$$\frac{X_m(\boldsymbol{\eta}; C)}{\theta_m C} \xrightarrow{a.s.} 1.$$

An I-PLRU configuration is equivalent to an SLRU configuration, if for each flow, the number of items stored in the I-PLRU paradigm is almost surely concentrated around the cache space allocated to that flow in the SLRU paradigm, when the total cache space is sufficiently large. Based on this definition, we show that equivalent SLRU and I-PLRU configurations achieve the same asymptotic miss probabilities in the following theorem.

THEOREM 4.3. *Consider the I-PLRU configuration $I(\boldsymbol{\eta}; C)$ and the SLRU configuration $S(\boldsymbol{\theta}; C)$. If*

$$I(\boldsymbol{\eta}; C) \equiv S(\boldsymbol{\theta}; C),$$

then for $1 \leq m \leq M$, we have, as the total cache size $C \to \infty$

$$Q_m^{I\text{-}PLRU}(\boldsymbol{\eta}; C) \sim Q_m^{SLRU}(\boldsymbol{\theta}; C)$$

$$\sim \frac{\Gamma(1 - 1/\alpha_m)^{\alpha_m}}{\alpha_m} \frac{c_m}{(\theta_m C)^{\alpha_m - 1}}.$$

The proof is presented in Section 7.1. If an I-PLRU configuration and an SLRU configuration are equivalent, then each flow will achieve the same asymptotic miss probability under these two paradigms. Therefore, we can characterize the miss probability for I-PLRU by first identifying its equivalent SLRU configuration and then applying Theorem 4.3. Next, we will show how to find the equivalent SLRU configuration $I(\boldsymbol{\eta}; C)$ for a given I-PLRU configuration $S(\boldsymbol{\theta}; C)$, and vice versa.

THEOREM 4.4. *Consider M data flows served by an I-PLRU paradigm $I(\boldsymbol{\eta}; C)$. Let $F_1(\boldsymbol{\eta}; C)$ denote the output of Algorithm 1 with $\boldsymbol{\eta}$ and C as its input. We have*

$$I(\boldsymbol{\eta}; C) \equiv S(F_1(\boldsymbol{\eta}; C); C).$$

In Algorithm 1, we calculate $\boldsymbol{\theta}$ recursively. Recall that the I-PLRU cache can be labeled as M blocks (i.e., B_m, $1 \leq m \leq M$) by the insertion positions. In Algorithm 1, we start from the first two blocks B_1 and B_2. We calculate the equivalent SLRU configuration

---

Algorithm 1: Finding the equivalent SLRU for I-PLRU

Output: $\theta_m, 1 \le m \le M$
Input: $\eta_m, 1 \le m \le M, C$
Initialization: set $\theta_m = 0, 1 \le m \le M$;
$\theta_1 \leftarrow \eta_1$;
for $m \leftarrow 2$ **to** M **do**
 for $i \leftarrow 1$ **to** m **do**
  $t_i \leftarrow \left(\frac{\theta_i C}{\Gamma(1-1/\alpha_i)c_i{}^{1/\alpha_i}}\right)^{\alpha_i}$;
 end
 Solve z as the unique solution of

$$\sum_{i=1}^{m} \Gamma\left(1-1/\alpha_i\right) c_i{}^{1/\alpha_i}(t_i + v_i z)^{1/\alpha_i} = \sum_{i=1}^{m} \eta_i C;$$

 for $i \leftarrow 1$ **to** m **do**
  $\theta_i \leftarrow \Gamma\left(1-1/\alpha_i\right) c_i{}^{1/\alpha_i}(t_i + v_i z)^{1/\alpha_i}/C$;
 end
end

---

for the subsystem that consists of B_1 and B_2, based on which, the equivalent SLRU configuration for the subsystems that consist of $3, \cdots, M-1$ blocks are calculated recursively. And finally we derive the equivalent SLRU configuration for the system that consists of all M blocks, i.e., our original I-PLRU system. Detailed explanations and proofs of Theorem 4.4 are presented in Section 7.2.

Notably, Algorithm 1 can be simplified if the decay rates of the Zipf's popularity distributions, i.e., $\alpha_1, \alpha_2, \cdots, \alpha_M$, are all different.

CoROLLARY 4.5. *Consider M data flows and an I-PLRU paradigm* $\mathcal{I}(\eta; C)$. *Assume* α_m*'s are all different. We have*

$$\mathcal{I}(\eta; C) \equiv \mathcal{S}(\theta; C),$$

where

$$\theta_m = \sum_{i=m}^{M} \eta_i \mathbf{1}_{\{\alpha_m = \min_{1 \le k \le i} \alpha_k\}}, \quad 1 \le m \le M, \quad (3)$$

$$\mathbf{1}_{\{\alpha_m = \min_{1 \le k \le i} \alpha_k\}} = \begin{cases} 1 & if\ \alpha_m = \min_{1 \le k \le i} \alpha_k, \\ 0 & otherwise. \end{cases}$$

Under the I-PLRU paradigm, the cache block B_m is shared by flows $1, 2, \cdots, m$. However, if α_m's are all different and the total cache space C is sufficiently large, B_m will be dominated by flow m^* where $m^* = \arg\min_{1 \le k \le m} \alpha_k$, as if flow m^* occupies the whole cache space of B_m. Based on this observation, we simplify Algorithm 1 in Corollary 4.5. Note that the equivalent SLRU configuration found by Algorithm 1 is more accurate than Corollary 4.5 when the total cache size is relatively small, though they give the same asymptotic results.

Next, we consider the reverse mapping of finding the equivalent I-PLRU configuration $\mathcal{I}(\eta; C)$ for a given SLRU configuration $\mathcal{S}(\theta; C)$.

THEOREM 4.6. *Consider M flows served by an SLRU paradigm* $\mathcal{S}(\theta; C)$. *Without loss of generality, assume that the flows are sorted such that* $(\theta_m C)^{\alpha_m}/(\Gamma(1-1/\alpha_m)^{\alpha_m}c_m v_m)$ *is decreasing with respect to m. Let* $F_2(\theta; C)$ *be the output of Algorithm 2 with* θ *and* C *as its input. We have*

$$\mathcal{S}(\theta; C) \equiv \mathcal{I}(F_2(\theta; C); C).$$

Algorithm 2: Finding the equivalent I-PLRU for SLRU

Output: $\eta_m, 1 \le m \le M$
Input: $\theta_m, 1 \le m \le M, C$
Initialization: set $\eta_m = 1, 1 \le m \le M$;
for $m \leftarrow M$ **to** 2 **do**
 $z \leftarrow \left(\frac{\theta_m C}{\Gamma(1-1/\alpha_m)(c_m v_m)^{1/\alpha_m}}\right)^{\alpha_m}$;
 for $i \leftarrow 1$ **to** $m-1$ **do**
  $t_i \leftarrow \left(\frac{\theta_i C}{\Gamma(1-1/\alpha_i)c_i{}^{1/\alpha_i}}\right)^{\alpha_i} - v_i z$;
  $\theta_i \leftarrow \Gamma\left(1-1/\alpha_i\right)(c_i t_i)^{1/\alpha_i}/C$;
 end
 $\eta_{m-1} \leftarrow \sum_{i=1}^{m-1} \theta_i$;
 $\eta_m \leftarrow \eta_m - \sum_{i=1}^{m-1} \theta_i$;
end

The assumption of *Theorem* 4.6 guarantees that the flow with a smaller index should be inserted in front of the flow with a larger index under the equivalent I-PLRU paradigm. In Algorithm 2, the equivalent I-PLRU configuration is calculated recursively. We first decide the last insertion position, i.e., the size of B_M. Then, the problem is reformulated as finding the equivalent I-PLRU configuration for an SLRU paradigm serving $M-1$ data flows. Repeating the same process, we can find the insertion positions for flows $M-1, \cdots, 2$, respectively. The insertion position for flow 1 is just the head of the cache. Detailed explanations and proofs are presented in Section 7.4.

As in the case of Algorithm 1, we show a corollary that simplifies the calculation of Algorithm 2 when α_m's are all different.

CoROLLARY 4.7. *Consider M flows served by an SLRU paradigm* $\mathcal{S}(\theta; C)$. *Without loss of generality, assume the flows are sorted such that* $\alpha_i > \alpha_j$, *for* $\forall\ 1 \le i < j \le M$. *We have*

$$\mathcal{S}(\theta; C) \equiv \mathcal{I}(\eta; C),$$

where $\eta_m = \theta_m, 1 \le m \le M$.

The proof of Corollary 4.7 is straightforward by directly applying Corollary 4.5. Corollary 4.7 indicates that for M flows with $\alpha_1 > \alpha_2 > \cdots > \alpha_M$, the I-PLRU paradigm behaves as if the memory block $B_m, 1 \le m \le M$, only serves flow m, as the total cache size goes to infinity. Note that the equivalent I-PLRU configuration found by Algorithm 2 is more accurate than Corollary 4.7 when the total cache size is relatively small.

In Theorems 4.4 and 4.6, we introduce the methods to find the equivalent SLRU configuration for a given I-PLRU, and vice versa. A remaining question is whether the mapping between equivalent I-PLRU and SLRU configurations is one-to-one or not. In the next theorem, we show that for any I-PLRU configuration $\mathcal{I}(\eta; C)$, the configuration $\mathcal{S}(\theta; C)$ of its equivalent SLRU paradigm is unique, and vice versa.

THEOREM 4.8. *Assume the I-PLRU paradigm* $\mathcal{I}(\eta; C)$ *and the SLRU paradigm* $\mathcal{S}(\theta; C)$ *are equivalent, i.e.,* $\mathcal{I}(\eta; C) \equiv \mathcal{S}(\theta; C)$. *We have, for any* $\widetilde{\theta}$ *and* $\widetilde{\eta}$,
1) if $\mathcal{I}(\eta; C) \equiv \mathcal{S}(\widetilde{\theta}; C)$, *then* $\widetilde{\theta} = \theta$;
2) if $\mathcal{S}(\theta; C) \equiv \mathcal{I}(\widetilde{\eta}; C)$, *then* $\widetilde{\eta} = \eta$.

Combining Theorems 4.4, 4.6 and 4.8, we know that $F_1(\cdot)$ and $F_2(\cdot)$ define a one-to-one mapping between the equivalent I-PLRU and SLRU configurations. By leveraging this mapping, we find the I-PLRU configuration that optimizes system performance in the following section.

4.3 Optimal I-PLRU Configuration

In this section, we consider the MPM problem under I-PLRU. Our objective is to find the insertion positions that achieve the smallest asymptotic miss probability. The problem is formulated as follows:

$$\min_{\boldsymbol{\eta}} \quad \sum_{m=1}^{M} w_m \, Q_m^{\text{I-PLRU}}(\boldsymbol{\eta}; C)$$
$$\text{subject to} \quad \eta_m \geq 0, \quad 1 \leq m \leq M, \tag{4}$$
$$\sum_{m=1}^{M} \eta_m = 1.$$

Let $\boldsymbol{\eta}^*(C)$ denote the optimal solution of Problem (4). We aim to characterize its asymptotic behavior, i.e., $\lim_{C \to \infty} \boldsymbol{\eta}^*(C)$. Before solving the problem, we first show that the problem is non-convex.

LEMMA 4.9. *The miss probability $Q_m^{I-PLRU}(\boldsymbol{\eta}; C)$ is a non-convex function with respect to $\boldsymbol{\eta}$. Moreover, as $C \to \infty$, we have*

$$Q_m^{I-PLRU}(\boldsymbol{\eta}; C) \sim Q_m^{SLRU}(F_1(\boldsymbol{\eta}; C); C),$$

where $Q_m^{SLRU}(\boldsymbol{\theta}; C)$ is asymptotically a convex function with respect to $\boldsymbol{\theta}$ and $F_1(\cdot)$ is the one-to-one mapping defined by Algorithm 1.

Lemma 4.9 shows that the MPM problem for I-PLRU is non-convex. Remarkably, it has a special structure, i.e., each term in its objective function is asymptotically a convex function $Q_m^{\text{SLRU}}(\cdot, C)$ in conjunction with a one-to-one mapping function $F_1(\cdot)$. Thus, $\lim_{C \to \infty} \boldsymbol{\eta}^*(C)$ should be the same as the asymptotic solution of the following problem.

$$\min_{\boldsymbol{\eta}} \quad \sum_{m=1}^{M} w_m \, Q_m^{\text{SLRU}}(F_1(\boldsymbol{\eta}; C); C)$$
$$\text{subject to} \quad \eta_m \geq 0, \quad 1 \leq m \leq M, \tag{5}$$
$$\sum_{m=1}^{M} \eta_m = 1.$$

Furthermore, let $\boldsymbol{\theta} = F_1(\boldsymbol{\eta}; C)$. We have $\boldsymbol{\eta} = F_2(\boldsymbol{\theta}; C)$ by Theorem 4.8. Let $\boldsymbol{\theta}^*(C)$ denote the solution of the following problem,

$$\min_{\boldsymbol{\theta}} \quad \sum_{m=1}^{M} w_m \, Q_m^{\text{SLRU}}(\boldsymbol{\theta}; C)$$
$$\text{subject to} \quad \theta_m \geq 0, \quad 1 \leq m \leq M, \tag{6}$$
$$\sum_{m=1}^{M} \theta_m = 1.$$

Since $F_1(\cdot), F_2(\cdot)$ are one-to-one mappings, we have $\lim_{C \to \infty} \boldsymbol{\eta}^*(C) = \lim_{C \to \infty} F_2(\lim_{C \to \infty} \boldsymbol{\theta}^*(C); C)$. Note that Problem (6) is actually the MPM problem under SLRU and is strictly convex (See Section 3.1). Therefore, the asymptotic optimal solution $\lim_{C \to \infty} \boldsymbol{\theta}^*(C)$ is unique. Since $F_2(\cdot)$ is a one-to-one mapping, the asymptotic optimal solution $\lim_{C \to \infty} \boldsymbol{\eta}^*(C)$ of the non-convex problem (4) is also unique.

We formally state the relationship between $\boldsymbol{\theta}^*(C)$ and $\boldsymbol{\eta}^*(C)$ in the following theorem.

THEOREM 4.10. *Recall that $\boldsymbol{\eta}^*(C)$ is the optimal I-PLRU configuration of Problem (4). We have*

$$\lim_{C \to \infty} \boldsymbol{\eta}^*(C) = \lim_{C \to \infty} F_2\left(\lim_{C \to \infty} \boldsymbol{\theta}^*(C); C\right),$$

and

$$Q_m^{I-PLRU}(\boldsymbol{\eta}^*(C), C) \sim Q_m^{SLRU}(\boldsymbol{\theta}^*(C), C), \quad as \; C \to \infty,$$

where $\boldsymbol{\theta}^*(C)$ is the optimal SLRU configuration of Problem (6),

$$\lim_{C \to \infty} \theta_m^*(C) = \begin{cases} \dfrac{(w_m c_m)^{1/\alpha^\circ}}{\displaystyle\sum_{k \in \{1 \leq k \leq M : \alpha_k = \alpha^\circ\}} (w_k c_k)^{1/\alpha^\circ}} & \text{if } \alpha_m = \alpha^\circ, \\[2ex] 0 & \text{otherwise,} \end{cases}$$

$$\alpha^\circ = \min_{1 \leq m \leq M} \alpha_m,$$

and $F_2(\cdot)$ is the one-to-one mapping defined by Algorithm 2.

Therefore, by leveraging the special structure of $Q_m^{\text{I-PLRU}}(\boldsymbol{\eta}; C)$ characterized in Lemma 4.9, we transfer the non-convex problem to a convex problem, and explicitly find the optimal I-PLRU configuration as $C \to \infty$. The result can be easily extended to general objective functions $\sum_{m=1}^{M} u_m(Q_m^\pi)$ where $u_m(\cdot)$'s are convex, because the MPM problem under SLRU (i.e., Problem (6)) is still convex for such objective functions.

5 EXPERIMENTS

In this section, we conduct three experiments to validate our results as well as to test various metrics-of-interest under our proposed I-PLRU framework.

Experiment 1. In this experiment, we validate the mapping from I-PLRU to the equivalent SLRU by simulating 4 flows served by both paradigms. Let $(\alpha_1, \alpha_2, \alpha_3, \alpha_4) = (1.8, 1.8, 2.0, 2.2)$. Assume that the data set of each flow has 10^6 distinct data items. We have $c_m = 1/\sum_{i=1}^{10^6} i^{-\alpha_m}$. Let $(v_1, v_2, v_3, v_4) = (0.1, 0.3, 0.2, 0.4)$. Set the configuration $\boldsymbol{\eta}$ of the I-PLRU paradigm as $(\eta_1, \eta_2, \eta_3, \eta_4) = (0.2, 0.3, 0.2, 0.3)$. Then, we apply Algorithm 1 to calculate the equivalent SLRU configuration $\boldsymbol{\theta}$. We simulate the I-PLRU paradigm and the equivalent SLRU paradigm. The empirical miss probabilities under these two paradigms are plotted in Fig. 6a. It can be observed that the I-PLRU achieves the same miss probability as its equivalent SLRU, which validates the accuracy of Algorithm 1 even for relatively small cache space (e.g., $C = 200$). We also plot the miss probability calculated by Theorem 4.3. The theoretical results match well with the empirical ones. In addition, we sample $X_1(\boldsymbol{\eta}; C)$ (i.e., the number of items of flow 1 stored in the cache) for 500 times, and plot the quantiles of the samples in Fig. 6b. The box represents the 25^{th} and 75^{th} percentiles. The whiskers extend to the most extreme data points. The red line and the symbol "+" represent the median and the mean, respectively. We can observe that $X_1(\boldsymbol{\eta}; C)/(\theta_1 C)$ is more and more concentrated around 1 as C becomes larger, which directly verify the equivalence by Definition 4.2. Due to limited space, we omit the similar results of other flows. Note that if we apply Algorithm 2 to compute the equivalent I-PLRU for the SLRU

(a) Miss probability of I-PLRU

(b) Cache space occupied by flow 1

Figure 6: Four flows served by I-PLRU

paradigm presented in this experiment, the same result will be obtained, which validates the inverse mapping.

Experiment 2. In this experiment, we optimize I-PLRU and SLRU configurations and compare them with PLRU. Consider 3 data flows with $(v_1, v_2, v_3) = (0.2, 0.3, 0.5)$, $\alpha_1 = \alpha_2 = \alpha_3 = 2$. Assume that the data set of each flow has 10^6 distinct data items. Therefore, we have $c_1 = c_2 = c_3 = 1/\sum_{i=1}^{10^6} i^{-2} = 0.6079$. Assume the system objective is to minimize the overall miss probability $\sum_{m=1}^{M} w_m Q_m^{\pi}$ with $(w_1, w_2, w_3) = (0.6, 0.3, 0.1)$. Applying Theorem 4.10, we obtain the optimal I-PLRU and SLRU configurations $\boldsymbol{\eta}^* = (0.39, 0.37, 0.24)$, $\boldsymbol{\theta}^* = (0.47, 0.34, 0.19)$. We compared the overall miss probability


Figure 7: Optimal performance of I-PLRU

achieved by the optimal I-PLRU, the optimal SLRU and PLRU in

Fig. 7. It can be observed that by optimizing the insertion positions, I-PLRU significantly improves the performance of conventional PLRU, and achieves the same miss probabilities as the optimal SLRU. Moreover, all empirical results match well with the theoretical ones obtained from Theorem 4.3 and Theorem 4.10.

Experiment 3. In this experiment, we compare I-PLRU and SLRU under the cold-start. Consider two flows with $\alpha_1 = \alpha_2 = 1.2$. Assume that the data set for each flow has 10^6 data items. We have $c_1 = c_2 = 1/\sum_{i=1}^{10^6} i^{-1.2} = 0.1895$. The system objective is to minimize the overall miss probability $0.5 \cdot Q_1^{\text{SLRU}} + 0.5 \cdot Q_2^{\text{SLRU}}$. Assume the workload has two stages. In Stage 1, the system only serves flow 1, i.e., $v_1 = 1, v_2 = 0$. To minimize the miss probability, the optimal configurations in Stage 1 are $\boldsymbol{\theta}^* = (1, 0)$ for SLRU and $\boldsymbol{\eta}^* = (1, 0)$ for I-PLRU. Then, after serving 10^5 requests from flow 1, the system enters Stage 2. Assume the arrival rates of two flows are equal in Stage 2, i.e., $v_1 = v_2 = 0.5$. To retain high efficiency in stationary periods, the configurations should be updated as $\boldsymbol{\theta}^* = (0.5, 0.5)$ and $\boldsymbol{\eta}^* = (0, 1)$. In Fig. 8, we plot the average overall


Figure 8: I-PLRU alleviating the cold-start

miss probabilities for both paradigms during the transient period of SLRU (i.e., the time period when the cache space allocated to flow 2 is not full). Compared with SLRU, I-PLRU achieves lower overall miss probabilities and therefore alleviate the negatives impact of the cold-start.

6 CONCLUSION

In this paper, we proposed a new flexible multi-flow LRU cache management paradigm, termed I-PLRU. Unlike, in the traditional SLRU paradigm, in I-PRLU, we do not separate the memory space, thus alleviating the cold-start problem. Further, I-PLRU improves the conventional PLRU by supporting dynamic and refined configurations for individual flows. We rigorously derived the asymptotic miss probability of I-PLRU by establishing an equivalence mapping between I-PLRU and SLRU. We formulated a class of miss probability minimization (MPM) problems for I-PLRU, which turn out to be non-convex. Nonetheless, by leveraging the one-to-one equivalence mapping, we were able to find the optimal I-PLRU configuration. We show that 1) for stationary workload, I-PLRU outperforms PLRU and achieves the same miss probability as the optimal SLRU; 2) for workload with dynamically changing data statistics (e.g., data popularities, request rates), I-PLRU empirically achieves lower miss probabilities than the optimal SLRU by alleviating the cold-start problem.

7 PROOFS

In this section, we provide detailed proofs for our main theorems.

Before investigating the proposed I-PLRU paradigm, we first introduce a two-level caching paradigm shown in Fig. 9 to help the analysis. Consider M flows served by the tow-level caching para-


Figure 9: Caching paradigm $\mathcal{M}(\boldsymbol{\rho}; C)$

digm. The total memory space is separated into M cache partitions with the first $M-1$ partitions organized as the first level and the M^{th} partition organized as the second level. Once a request from flow m arrives, the requested data will be inserted at the head of cache m, $1 \le m \le M$. And if the cache is full, according to the LRU algorithm, the data at the rear will be evicted. However, different from the SLRU paradigm, the data items evicted from caches $1, \cdots, M-1$ will be inserted to the head of cache M immediately after the eviction. Notably, caches $1, 2, \cdots, M-1$ are LRU caches that serve flows $1, 2, \cdots, M-1$ dedicatedly. And cache M is shared by all data flows. Let C be the total cache size and $\rho_m C$ be the size of cache m, $0 < \rho_m < 1$, $\sum_{m=1}^{M} \rho_m = 1$, $1 \le m \le M$. Let $\mathcal{M}(\boldsymbol{\rho}; C)$ denote the caching paradigm shown in Fig. 9, and $Y_m(\boldsymbol{\rho}; C)$ denote the cache space occupied by flow m in the whole system. As the total cache size $C \to \infty$, we characterize the asymptotic behavior of $Y_m(\boldsymbol{\rho}; C)$ in the following lemma.

LEMMA 7.1. *For M flows served by the caching paradigm $\mathcal{M}(\boldsymbol{\rho}; C)$, we have, as $C \to \infty$*

$$\frac{Y_m(\boldsymbol{\rho}; C)}{y_m} \xrightarrow{a.s.} 1, \tag{7}$$

where

$$y_m = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m} \text{ for } 1 \le m \le M, \tag{8}$$

$$t_m = \begin{cases} \left(\dfrac{\rho_m C}{\Gamma(1-1/\alpha_m)c_m^{1/\alpha_m}}\right)^{\alpha_m} & \text{for } 1 \le m \le M-1, \\ 0 & \text{for } m = M, \end{cases}$$

and z is the unique solution of

$$\sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m} = C.$$

The proof is presented in Section 7.8. Lemma 7.1 shows that, as the total cache size C goes to infinity, $Y_m(\boldsymbol{\rho}; C)$ will be concentrated around a constant y_m almost surely. We will apply Lemma 7.1 to prove the main theorems.

7.1 Proof of Theorem 4.3

PROOF. Consider a data flow organized by a LRU cache with a total cache size C. Assume all data items (including the data items that are not stored in the cache) are maintained as a list and sorted according to the last request time. The most recently requested data item is listed at the first position. Note that only the first C data items are stored in the cache.

Consider M data flows organized by the I-PLRU caches. We also maintain a list for each flow, where the data items are sorted according to the last request time. Note that the order of the data items in the list is only determined by the requests and independent with the cache size. A hit of flow m occurs at time τ_0 under the I-PLRU architecture $\mathcal{I}(\boldsymbol{\eta}; C)$, if and only if the requested data is placed at the first $X_m(\boldsymbol{\eta}; C)$ positions in the list of flow m, where $X_m(\boldsymbol{\eta}; C)$ is the number of data items of flow m stored in the I-PLRU cache at time τ_0. Notably, the same request result (hit or miss) will occur at time τ_0 is the flow m is organized by the LRU cache with a cache size $X_m(\boldsymbol{\eta}; C)$, since the list of the data items remains the same.

Assume $\mathcal{I}(\boldsymbol{\eta}; C) \equiv \mathcal{S}(\boldsymbol{\theta}; C)$. For $\forall \epsilon \in (0, 1)$, there exists $C_0(\epsilon)$, such that for all $1 \le m \le M$ and $\forall C > C_0(\epsilon)$

$$\mathbb{P}\left[(1 - \epsilon)\theta_m C \le X_m(\boldsymbol{\eta}; C) \le (1 + \epsilon)\theta_m C\right] = 1.$$

Therefore, letting $Q_m^{\text{LRU}}(x)$ denote the hit probability of data flow m organized by a LRU cache with cache space x, we have, for $C > C_0(\epsilon)$

$$Q_m^{\text{LRU}}\left((1 - \epsilon)\theta_m C\right) \le Q_m^{\text{I-PLRU}}(\boldsymbol{\eta}; C) \le Q_m^{\text{LRU}}\left((1 + \epsilon)\theta_m C\right). \tag{9}$$

In addition, according to the result in [14], we have, as $C \to \infty$

$$Q_m^{\text{SLRU}}(\boldsymbol{\theta}; C) = Q_m^{\text{LRU}}(\theta_m C)$$

$$\sim \frac{\Gamma(1 - 1/\alpha_m)^{\alpha_m}}{\alpha_m} \frac{c_m}{(\theta_m C)^{\alpha_m - 1}}. \tag{10}$$

Combining (9) and (10) finishes the proof. □

7.2 Proof of Theorem 4.4

PROOF. We use an induction argument to prove the theorem. First, consider one flow. The I-PLRU paradigm is exactly the same as the SLRU paradigm with the same cache space, i.e., $\theta_1 = \eta_1$.

Then, assuming, for $M - 1$ flows

$$\mathcal{I}\left((\eta_1, \cdots, \eta_{M-1}); C\right) \equiv \mathcal{S}\left((\theta_1^\circ, \cdots, \theta_{M-1}^\circ); C\right),$$

we will investigate the equivalent SLRU paradigm for M data flows organized by $\mathcal{I}((\eta_1, \cdots, \eta_{M-1}, \eta_M); C)$. Assuming

$$\mathcal{I}\left((\eta_1, \cdots, \eta_{M-1}, \eta_M); C\right) \equiv \mathcal{S}\left((\theta_1, \cdots, \theta_M - 1, \theta_M); C\right),$$

we will derive θ_m's as functions of θ_m°'s. Let $X_i((\eta_1, \cdots, \eta_{M-1}); C)$, $1 \le i \le M - 1$ denote the number of data items of flow i stored in the I-PLRU cache $\mathcal{I}((\eta_1, \cdots, \eta_{M-1}); C)$, and $X_j((\eta_1, \cdots, \eta_M); C)$, $1 \le j \le M$, denote the number of data items of flow j in the I-PLRU cache $\mathcal{I}((\eta_1, \cdots, \eta_M); C)$.

The behavior of the I-PLRU paradigm $\mathcal{I}((\eta_1, \cdots, \eta_M); C)$ is the same as the behavior of the caching paradigm $\mathcal{M}((\rho_1, \cdots, \rho_M); C)$ introduced in Fig. 9 where $\rho_i C, 1 \le i \le M - 1$, is replaced by the random variable $\widetilde{X}_i((\eta_1, \cdots, \eta_{M-1}); C)$, and $\rho_M C = \eta_M C$.

According to the definition of equivalence, we have, as $C \to \infty$

$$\frac{\widetilde{X}_i\left((\eta_1, \cdots, \eta_{M-1}); C\right)}{\theta_i C} \xrightarrow{a.s.} 1. \tag{11}$$

Therefore, for $\forall\, \epsilon \in (0, 1)$, there exists $C_0(\epsilon)$ such that for all $C > C_0(\epsilon)$ and $1 \le i \le M - 1$

$$(1 - \epsilon)\theta_i^\circ C \le \widetilde{X}_i\left((\eta_1, \cdots, \eta_{M-1}); C\right) \le (1 + \epsilon)\theta_i^\circ C.$$

Therefore, applying Lemma 7.1, we have for $C > C_0(\epsilon)$,

$$y_m^- \le \theta_m C \le y_m^+, \tag{12}$$

where

$$y_m^+ = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m^+ + v_m z^+)^{1/\alpha_m} \text{ for } 1 \le m \le M,$$

$$y_m^- = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m^- + v_m z^-)^{1/\alpha_m} \text{ for } 1 \le m \le M,$$

$$t_m^+ = \begin{cases} \left(\frac{(1+\epsilon)\theta_m^\circ C}{\Gamma(1-1/\alpha_m)c_m^{1/\alpha_m}}\right)^{\alpha_m} & \text{for } 1 \le m \le M-1, \\ 0 & \text{for } m = M, \end{cases}$$

$$t_m^- = \begin{cases} \left(\frac{(1-\epsilon)\theta_m^\circ C}{\Gamma(1-1/\alpha_m)c_m^{1/\alpha_m}}\right)^{\alpha_m} & \text{for } 1 \le m \le M-1, \\ 0 & \text{for } m = M, \end{cases}$$

z^+ is the unique solution of

$$\sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m^+ + v_m z^+)^{1/\alpha_m} = (1 + \epsilon)C,$$

and z^- is the unique solution of

$$\sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m^- + v_m z^-)^{1/\alpha_m} = (1 - \epsilon)C.$$

Define

$$y_m = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m} \text{ for } 1 \le m \le M,$$

$$t_m = \begin{cases} \left(\frac{\theta_m^\circ C}{\Gamma(1-1/\alpha_m)c_m^{1/\alpha_m}}\right)^{\alpha_m} & \text{for } 1 \le m \le M-1, \\ 0 & \text{for } m = M, \end{cases}$$

and z is the unique solution of

$$\sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m} = C.$$

We have, for $1 \le m \le M$

$$y_m^- > (1 - \epsilon)^{\alpha^-/\alpha_m} y_m, \qquad y_m^+ < (1 + \epsilon)^{\alpha^+/\alpha_m} y_m,$$

where $\alpha^+ = \max_{1 \le m \le M} \alpha_m$ and $\alpha^- = \max_{1 \le m \le M} \alpha_m$. Recalling (12), we have, for $1 \le m \le M$

$$\lim_{C \to \infty} \frac{\theta_m C}{y_m} = 1,$$

and equivalently

$$\theta_m = \lim_{C \to \infty} \frac{y_m}{C}.$$

So far, we derive the equivalent I-PLRU paradigm for M data flows.

Using the induction argument, we can calculate the equivalent I-PLRU paradigm for any SLRU paradigm. This induction argument is summarized as Algorithm 1.   □

7.3 Proof of Corollary 4.5

PROOF. Note that a critical step in Algorithm 1 is to find z as the unique solution of

$$\sum_{i=1}^{m} \Gamma\left(1 - 1/\alpha_i\right) c_i^{1/\alpha_i} (t_i + v_i z)^{1/\alpha_i} = \sum_{i=1}^{m} \eta_i C. \tag{13}$$

Assuming α_i's are all different, $1 \le i \le M$, we have, as $C \to \infty$

$$\sum_{i=1}^{m} \Gamma\left(1 - 1/\alpha_i\right) c_i^{1/\alpha_i} (t_i + v_i z)^{1/\alpha_i}$$

$$\sim \Gamma\left(1 - 1/\alpha_k\right) c_k^{1/\alpha_k} (t_k + v_k z)^{1/\alpha_k},$$

where $k = \arg\min_{1 \le i \le m} \alpha_i$. Replacing Equation (13) in Algorithm 1 with

$$\Gamma\left(1 - 1/\alpha_k\right) c_k^{1/\alpha_k} (t_k + v_k z)^{1/\alpha_k} = C$$

yields Corollary 4.5.   □

7.4 Proof of Theorem 4.6

PROOF. We assume that the flow indices are sorted such that

$$\frac{(\theta_{m_1} C)^{\alpha_{m_1}}}{\Gamma(1 - 1/\alpha_{m_1})^{\alpha_{m_1}} c_{m_1} v_{m_1}} < \frac{(\theta_{m_2} C)^{\alpha_{m_2}}}{\Gamma(1 - 1/\alpha_{m_2})^{\alpha_{m_2}} c_{m_2} v_{m_2}}, \tag{14}$$

for any $1 \le m_1 < m_2 \le M$. We will first prove that the insertion position of flow m_1 is in front of the insertion position of flow m_2 for $1 \le m_1 < m_2 \le M$.

Consider 2 flows (i.e., flow 1 and flow 2) organized by an I-PLRU cache $\mathcal{I}\left((\tilde{\eta}_1, \tilde{\eta}_2); C\right)$, where flow 1 is inserted at the head of the cache and flow 2 is inserted at $\tilde{\eta}_1 C + 1$. Assume the two flows are both inserted at the head of the cache. Theorem 4.4 implies that the I-PLRU paradigm is equivalent to the SLRU paradigm $\mathcal{S}\left((\tilde{\theta}_1, \tilde{\theta}_2); C\right)$ where

$$\tilde{\theta}_m C = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m},$$

$$t_1 = \left(\frac{\eta_1 C}{\Gamma(1 - 1/\alpha_1) c_1^{1/\alpha_1}}\right)^{\alpha_1},$$

$$t_2 = 0,$$

and z is the unique solution of

$$\Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (v_1 z)^{1/\alpha_m}$$

$$+ \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_2 + v_2 z)^{1/\alpha_m} = C.$$

Thus, we have

$$\frac{(\tilde{\theta}_1 C)^{\alpha_1}}{\Gamma(1 - 1/\alpha_1)^{\alpha_1} c_1 v_1} = t_1/v_1 + z$$

$$> t_2/v_2 + z = \frac{(\tilde{\theta}_2 C)^{\alpha_2}}{\Gamma(1 - 1/\alpha_2)^{\alpha_2} c_2 v_2}. \tag{15}$$

Note that for M flows organized by the I-PLRU cache, the inequality (15) still holds. Therefore, under the assumption (14), the flows are sorted such that the insertion position of flow m_1 is in front of the insertion position of flow m_2 for $1 \le m_1 < m_2 \le M$.

Next, we will use an induction argument to find the equivalent I-PLRU paradigm $\mathcal{I}(\eta; C)$. In each iteration, there are two steps. In iteration 1, we will decide the insertion position for flow M.

Given the SLRU paradigm $\mathcal{S}(\boldsymbol{\theta}; C)$, using Lemma 7.1, we can find the equivalent $\mathcal{M}(\boldsymbol{\rho}^{(1)}; C)$ paradigm, where

$$\rho_m^{(1)} C = \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} t_m^{1/\alpha_m} \quad \text{for } 1 \leq m \leq M-1,$$

$$\rho_M^{(1)} C = C - \sum_{m=1}^{M-1} \rho_m^{(1)} C,$$

$$t_m = \begin{cases} \left(\frac{\theta_m C}{\Gamma(1-1/\alpha_m)c_m^{1/\alpha_m}}\right)^{\alpha_m} - v_m z & \text{for } 1 \leq m \leq M-1, \\ 0 & \text{for } m = M, \end{cases}$$

$$z = \frac{(\theta_M C)^{\alpha_M}}{\Gamma(1 - 1/\alpha_M)^{\alpha_M} c_M v_M}.$$

This is the first step. The second step for iteration 1 is simply letting $\eta_M = \rho_M$.

In iteration 2, we will decide the insertion position for flow $M-1$. Notably, in the caching system $\mathcal{M}(\boldsymbol{\rho}^{(1)}; C)$, the caches $1, 2, \cdots, M-1$ can be viewed as a new SLRU system $\mathcal{S}(\boldsymbol{\theta}^{(2)}; C^{(2)})$, where for $1 \leq m \leq M-1$

$$\tilde{\theta}_m = \frac{\rho_m^{(2)}}{\sum_{i=1}^{M-1} \rho_i^{(2)}}, \qquad C^{(2)} = C - \rho_M C.$$

The first step is to find equivalent $\mathcal{M}(\boldsymbol{\rho}^{(2)}; C^{(2)})$ paradigm for The second step is to construct the the system shown in Fig. 10, where the first $M-2$ flows are served by $M-2$ separated LRU caches, and flows $M-1$, M are served by an I-PLRU paradigm. $\mathcal{S}(\boldsymbol{\theta}^{(2)}; C^{(2)})$ based on Lemma 7.1. Let the cache space of cache m be $\rho_m^{(2)} C^{(2)}$,


Figure 10: Identifying Insertion Positions for I-PLRU

$1 \leq m \leq M-2$. Let the cache space of the blocks B_{M-1}, B_M in the I-PLRU paradigm be $\rho_{M-1}^{(2)} C^{(2)}$ and $\rho_M^{(1)} C$, respectively. Applying Lemma 7.1, we can prove that the caching system shown in Fig. 10 is equivalent to the original SLRU system $\mathcal{S}(\boldsymbol{\theta}; C)$.

So on so forth, repeating these two steps for $M-2$ more iterations, we eventually find the I-PLRU paradigm $\mathcal{I}(\boldsymbol{\eta}; C)$ that is equivalent to the original SLRU architecture $\mathcal{S}(\boldsymbol{\theta}; C)$, where $\eta_m = \rho_m^{(M-m+1)} C^{(M-m+1)}/C$, $C^{(1)} = C$. This induction process is summarized as Algorithm 2. □

7.5 Proof of Theorem 4.8

PROOF. Consider equivalent I-PLRU paradigm $\mathcal{I}(\boldsymbol{\eta}; C)$ and SLRU paradigm $\mathcal{S}(\boldsymbol{\theta}; C)$. First, assume towards contradiction that $\mathcal{I}(\boldsymbol{\eta}; C) \equiv \mathcal{S}(\tilde{\boldsymbol{\theta}}; C)$, with $\tilde{\boldsymbol{\theta}} \neq \boldsymbol{\theta}$. Then, applying Theorem 4.3, we know that the asymptotic miss probability achieved by $\mathcal{S}(\boldsymbol{\theta}; C)$ and $\mathcal{S}(\tilde{\boldsymbol{\theta}}; C)$ are different. Since I-PLRU achieves the same asymptotic miss probability as its equivalent SLRU paradigm. $\mathcal{S}(\boldsymbol{\theta}; C)$ and $\mathcal{S}(\tilde{\boldsymbol{\theta}}; C)$ cannot be both equivalent to $\mathcal{I}(\boldsymbol{\eta}; C)$. We have a contradiction and therefore prove $\tilde{\boldsymbol{\theta}} = \boldsymbol{\theta}$.

Then, assume $\mathcal{S}(\boldsymbol{\theta}; C) \equiv \mathcal{I}(\tilde{\boldsymbol{\eta}}; C)$. Recalling the proof of Theorem 4.6, we know that there exists a unique $\mathcal{M}(\boldsymbol{\rho}, C)$ paradigm (shown in Fig. 9) that is equivalent to $\mathcal{S}(\boldsymbol{\theta}; C)$, i.e., the insertion position for the last flow is unique in the equivalent I-PLRU paradigm. Using a conduction argument, we know that the insertion positions for all flows are unique, i.e., the equivalent I-PLRU configuration is unique. □

7.6 Proof of Lemma 4.9

PROOF. In order to prove the non-convexity, we consider two flows served by the I-PLRU paradigm with a total cache space C. Let $\eta_2 = 1 - \eta_1$. Applying Theorem 4.3 and Theorem 4.4, we can characterize the asymptotic miss probability of flow 1 as a function of η_1. The non-convexity of the asymptotic miss probability can be directly shown by taking derivatives. Calculation details are omit due to limited space. As a result, $Q_1^{\text{I-PLRU}}(\boldsymbol{\eta}; C)$ cannot be a convex, since it is asymptotically equal to a non-convex function. Then, applying Theorem 4.3 and Theorem 4.4, we finish the rest of the proof. □

7.7 Proof of Theorem 4.10

PROOF. Since the MPM problem is asymptotically convex for SLRU, the optimal SLRU configuration $\lim_{C \to \infty} \boldsymbol{\theta}^*(C)$ is unique and should satisfy the KKT condition. We have, for $1 \leq m, k \leq M$, as $C \to \infty$,

$$w_k \left.\frac{\partial Q_k^{\text{SLRU}}(\boldsymbol{\theta}; C)}{\partial \theta_k}\right|_{\theta_k = \theta_k^*(C)} \sim w_m \left.\frac{\partial Q_m^{\text{SLRU}}(\boldsymbol{\theta}; C)}{\partial \theta_m}\right|_{\theta_m = \theta_m^*(C)},$$

which yields

$$\lim_{C \to \infty} \theta_m^*(C) = \begin{cases} \dfrac{(w_m c_m)^{1/\alpha^\circ}}{\displaystyle\sum_{k \in \{1 \leq k \leq M: \alpha_k = \alpha^\circ\}} (w_k c_k)^{1/\alpha^\circ}} & \text{if } \alpha_m = \alpha^\circ, \\ \\ 0 & \text{otherwise,} \end{cases}$$

where $\alpha^\circ = \min_{1 \leq m \leq M} \alpha_m$.

Note that the optimal I-PLRU paradigm and the optimal SLRU paradigm are equivalent and the equivalence mapping between SLRU and I-PLRU is one-to-one. Therefore, we have $\lim_{C \to \infty} \boldsymbol{\theta}^*(C) = \lim_{C \to \infty} F_2(\lim_{C \to \infty} \boldsymbol{\theta}^*(C); C)$. □

7.8 Proof of Lemma 7.1

Before presenting the proof, we introduce some additional concepts and notations. Since the requests are all independent, it is sufficient to prove the result for a given time (saying τ_0) after the system

reaches its stationarity. For $1 \le m \le M$, define

$$V_i^{(m)}(n) = \begin{cases} 1 & \text{if data } d_i^{(m)} \text{ is requested during } [\tau_{-n}, \tau_{-1}], \\ 0 & \text{otherwise.} \end{cases}$$

Define, for $0 \le m \le M - 1$

$$W_i^{(m)}(n) = \begin{cases} 1 & \text{if data } d_i^{(m)} \text{ is not stored in cache } m \text{ at } \tau_{-n}{}^-, \\ 0 & \text{otherwise.} \end{cases}$$

and $W_i^{(M)}(n) = 1$. Let

$$\omega = \min \left\{ n : \sum_{m=1}^{M} \sum_{i \ge 1} V_i^{(m)}(n) W_i^{(m)}(n) = \rho_M C \right\}.$$

Note that the data items stored in cache M at time τ_0 are determined by the requests during $[\tau_{-\omega}, \tau_{-1}]$ and independent with the requests before $\tau_{-\omega}$. We have, for $1 \le m \le M$

$$Y_m(\boldsymbol{\rho}; C) = \rho_m C + \sum_{i \ge 1} V_i^{(m)}(\omega) W_i^{(m)}(\omega).$$

Notably, $\sum_{i \ge 1} V_i^{(m)}(\omega) W_i^{(m)}(\omega)$ is the total size of distinct data items that are requested by flow m during $[\tau_{-\omega}, \tau_{-1}]$ and not stored in caches $1, \cdots, M-1$ at time $\tau_{-\omega}{}^-$. Define $S_m(n)$ as the total size of distinct data items of n requests from flow m for $1 \le m \le M$. Define T_m as the stopping time such that $T_m = \min\{n : S_m(n) = \rho_m C\}$ for $1 \le m \le M - 1$ and $T_M = 0$. Let $n_m = \sum_{i=-\sigma}^{-1} \mathbf{1}_{\{I_i=m\}}$ denote the number of requests that are from flow m during $[\tau_{-\omega}, \tau_{-1}]$, $1 \le m \le M$. Since the requests are all independent, we claim that

$$S_m(T_m + n_m) \overset{d}{=} \sum_{i \ge 1} V_i^{(m)}(\omega) W_i^{(m)}(\omega) + \rho_m C$$
$$= Y_m(\boldsymbol{\rho}; C), \tag{16}$$

where $X \overset{d}{=} Y$ denotes that the random variables X and Y have the same probability distribution.

Define, for $1 \le m \le M$,

$$s_m(n) = \Gamma(1 - 1/\alpha_m) c_m^{1/\alpha_m} n^{1/\alpha_m}. \tag{17}$$

Recalling (8), we have $y_m = s_m(t_m + v_m z)$. Before proving Lemma 7.1, we first establish the following lemma showing that $S_m(n)$ is concentrated around $s_m(n)$ with high probability when n is large.

LEMMA 7.2. *For $\epsilon \in (0, 1)$, there exists a constant $N_m(\epsilon)$ that for all $n > N_m(\epsilon)$ and $1 \le m \le M$,*

$$\mathbb{P}[S_m(n) \ge (1 + \epsilon)s_m(n)] \le \exp(-\epsilon^2 s_m(n)/36).$$

PROOF. First, we will show that as $n \to \infty$, $\mathbb{E}[S_m(n)] \sim s_m(n)$. Recalling the definition of $S_m(n)$, we have

$$\mathbb{E}[S_m(n)] = \sum_{i=1}^{\infty} \left(1 - \left(1 - p_i^{(m)} \right)^n \right).$$

As $n \to \infty$, we have

$$\sum_{i=1}^{\infty} \left(1 - \left(1 - p_i^{(m)} \right)^n \right)$$
$$\sim \sum_{i=1}^{\infty} \left(1 - \left(1 - \frac{c_m}{i^{\alpha_m}} \right)^n \right) \sim \sum_{i=1}^{\infty} \left(1 - \exp \left(\frac{c_m n}{i^{\alpha_m}} \right) \right)$$
$$\sim \int_1^{\infty} \left(1 - \exp \left(\frac{c_m n}{t^{\alpha_m}} \right) \right) dt$$
$$\sim \Gamma(1 - 1/\alpha_m) c_m^{1/\alpha_m} n^{1/\alpha_m} = s(n).$$

Consequently, we have $\mathbb{E}[S_m(n)] \sim s_m(n)$, i.e.,

$$\lim_{n \to \infty} \mathbb{E}[S_m(n)]/s_m(n) = 1.$$

Therefore, for $\forall \epsilon \in (0, 1)$, there always exists $N_m(\epsilon)$ such that for all $n > N_m(\epsilon)$ $\mathbb{E}[S_m(n)] \le (1 + \epsilon/2)s_m(n)$. Therefore, for $n > N_m(\epsilon)$, we have

$$\mathbb{P}[S_m(n) \ge (1 + \epsilon)s_m(n)] \le \mathbb{P}\left[S_m(n) \ge \frac{1 + \epsilon}{1 + \epsilon/2} \mathbb{E}[S_m(n)] \right]$$
$$\le \mathbb{P}[S_m(n) \ge (1 + \epsilon/3)\mathbb{E}[S_m(n)]]$$

Then, applying Lemma 7.1 in [25], we complete the proof. □

Now we are ready to prove Lemma 7.1. Due to the page limit, we only provide an outline of the complete proof. The detailed proof is presented in the appendix.

PROOF OUTLINE OF LEMMA 7.1. In order to prove (7), we need show that for $\forall \epsilon \in (0, 1)$,

$$\mathbb{P}[Y_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m \quad \text{i.o.}]$$
$$= \mathbb{P}[Y_m(\boldsymbol{\rho}; C) < (1 - \epsilon)y_m \quad \text{i.o.}] = 0.$$

Define the event $A_C = \{X_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m\}$. In order to prove $\mathbb{P}[X_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m \quad \text{i.o.}] = 0$, we will show

$$\sum_{C=1}^{\infty} \mathbb{P}[A_C] < \infty.$$

and then apply the Borel-Cantelli lemma.

Recalling (8), (16) and (17), we have

$$A_C = \{S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)\}.$$

Defining $\mathcal{E}_1^+ = \{n_m > (1 + \epsilon/2)v_m z\}$ and $\mathcal{E}_1^- = \{n_m < (1 - \epsilon/2)v_m z\}$, we have

$$\mathbb{P}[A_C] = \mathbb{P}[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)]$$
$$\le \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z) \middle| \mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c} \right]$$
$$+ \mathbb{P}[\mathcal{E}_1^+] + \mathbb{P}[\mathcal{E}_1^-].$$

In order to prove $\sum_{C=1}^{\infty} \mathbb{P}[A_C] < \infty$, we will first derive an upper bound for $\mathbb{P}[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}]$ in Step 1, and then derive upper bounds for $\mathbb{P}[\mathcal{E}_1^+] + \mathbb{P}[\mathcal{E}_1^-]$ in Step 2. Due to the page limit, detailed proofs of Step 1 and Step 2 are presented in Appendix A. □

REFERENCES

[1] [n. d.]. Memcached. http://memcached.org/.
[2] Berk Atikoglu, Yuehai Xu, Eitan Frachtenberg, Song Jiang, and Mike Paleczny. 2012. Workload analysis of a large-scale key-value store. In *ACM SIGMETRICS Performance Evaluation Review*, Vol. 40. ACM, 53–64.
[3] Muhammad Abdullah Awais. 2016. Memory Management: Challenges and Techniques for traditional Memory Allocation Algorithms in Relation with Today's Real Time Needs. *Advances in Computer Science: an International Journal* 5, 2 (2016), 22–27.
[4] Sorav Bansal and Dharmendra S Modha. 2004. CAR: Clock with Adaptive Replacement.. In *FAST*, Vol. 4. 187–200.
[5] Nathan Beckmann, Haoxian Chen, and Asaf Cidon. 2018. LHD: Improving Cache Hit Rate by Maximizing Hit Density. In *15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)*. USENIX Association.
[6] Daniel S Berger, Ramesh K Sitaraman, and Mor Harchol-Balter. 2017. AdaptSize: Orchestrating the Hot Object Memory Cache in a Content Delivery Network.. In *NSDI*. 483–498.
[7] Jacob Brock, Chencheng Ye, Chen Ding, Yechen Li, Xiaolin Wang, and Yingwei Luo. 2015. Optimal cache partition-sharing. In *Parallel Processing (ICPP), 2015 44th International Conference on*. IEEE, 749–758.
[8] Weibo Chu, Mostafa Dehghan, Don Towsley, and Zhi-Li Zhang. 2016. On allocating cache resources to content providers. In *Proceedings of the 3rd ACM Conference on Information-Centric Networking*. ACM, 154–159.
[9] Malcolm C Easton and Ronald Fagin. 1978. Cold-start vs. warm-start miss ratios. *Commun. ACM* 21, 10 (1978), 866–872.
[10] Gil Einziger, Roy Friedman, and Ben Manes. 2017. Tinylfu: A highly efficient cache admission policy. *ACM Transactions on Storage (TOS)* 13, 4 (2017), 35.
[11] Ronald Fagin. 1977. Asymptotic miss ratios over independent references. *J. Comput. System Sci.* 14, 2 (1977), 222–250.
[12] Nicolas Gast and Benny Van Houdt. 2015. Transient and steady-state regime of a family of list-based cache replacement algorithms. *ACM SIGMETRICS Performance Evaluation Review* 43, 1 (2015), 123–136.
[13] Ryo Hirade and Takayuki Osogami. 2010. Analysis of page replacement policies in the fluid limit. *Operations research* 58, 4-part-1 (2010), 971–984.
[14] Predrag R. Jelenković. 1999. Asymptotic Approximation of the Move-To-Front Search Cost Distribution and Least-Recently-Used Caching Fault Probabilities. *The Annals of Applied Probability* 2 (1999), 430–464.
[15] Predrag R Jelenković and Xiaozhu Kang. 2007. LRU caching with moderately heavy request distributions. In *2007 Proceedings of the Fourth Workshop on Analytic Algorithmics and Combinatorics (ANALCO)*. SIAM, 212–222.
[16] Kaiyi Ji, Guocong Quan, and Jian Tan. 2018. Asymptotic Miss Ratio of LRU Caching with Consistent Hashing. In *IEEE INFOCOM 2018 - IEEE Conference on Computer Communications (INFOCOM 2018)*. Honolulu, USA.
[17] Song Jiang, Feng Chen, and Xiaodong Zhang. 2005. CLOCK-Pro: An Effective Improvement of the CLOCK Replacement.. In *USENIX Annual Technical Conference, General Track*. 323–336.
[18] Song Jiang and Xiaodong Zhang. 2002. LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance. *ACM SIGMETRICS Performance Evaluation Review* 30, 1 (2002), 31–42.
[19] Mark S Johnstone and Paul R Wilson. 1998. The memory fragmentation problem: Solved?. In *Acm Sigplan Notices*, Vol. 34. ACM, 26–36.
[20] Conglong Li and Alan L Cox. 2015. GD-Wheel: a cost-aware replacement policy for key-value stores. In *Tenth European Conference on Computer Systems*. ACM, 5.
[21] Nimrod Megiddo and Dharmendra S Modha. 2003. ARC: A Self-Tuning, Low Overhead Replacement Cache. In *FAST*, Vol. 3. 115–130.
[22] Elizabeth J O'neil, Patrick E O'neil, and Gerhard Weikum. 1993. The LRU-K page replacement algorithm for database disk buffering. *Acm Sigmod Record* 22, 2 (1993), 297–306.
[23] Guocong Quan, Kaiyi Ji, and Jian Tan. 2018. LRU Caching with Dependent Competing Requests. In *IEEE INFOCOM 2018 - IEEE Conference on Computer Communications (INFOCOM 2018)*. Honolulu, USA.
[24] Yannis Smaragdakis, Scott Kaplan, and Paul Wilson. 1999. EELRU: simple and effective adaptive page replacement. In *SIGMETRICS*, Vol. 99. Citeseer, 1–4.
[25] Jian Tan, Guocong Quan, Kaiyi Ji, and Ness Shroff. 2018. On resource pooling and separation for LRU caching. *Proceedings of the ACM on Measurement and Analysis of Computing Systems* 2, 1 (2018), 5.
[26] Andrew S. Tanenbaum. 2001. *Modern Operating Systems* (2rd ed.). Prentice Hall Press, Upper Saddle River, NJ, USA.
[27] Paul R Wilson, Mark S Johnstone, Michael Neely, and David Boles. 1995. Dynamic storage allocation: A survey and critical review. In *Memory Management*. Springer, 1–116.
[28] Yue Yang and Jianwen Zhu. 2016. Write skew and zipf distribution: evidence and implications. *ACM transactions on Storage (TOS)* 12, 4 (2016), 21.

A   ADDITIONAL PROOFS

In this section, we present the detailed proof of Lemma 7.1.

PROOF. In order to prove (7), we need show that for $\forall\, \epsilon \in (0, 1)$,

$$\mathbb{P}\left[Y_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m \quad \text{i.o.}\right]$$
$$= \mathbb{P}\left[Y_m(\boldsymbol{\rho}; C) < (1 - \epsilon)y_m \quad \text{i.o.}\right] = 0.$$

Define the event $A_C = \{X_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m\}$. In order to prove $\mathbb{P}\left[X_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m \quad \text{i.o.}\right] = 0$, we will show

$$\sum_{C=1}^{\infty} \mathbb{P}\left[A_C\right] < \infty \tag{18}$$

and then apply the Borel-Cantelli lemma.

Recalling (8), (16) and (17), we have

$$A_C = \{S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)\}.$$

Defining $\mathcal{E}_1^+ = \{n_m > (1+\epsilon/2)v_m z\}$ and $\mathcal{E}_1^- = \{n_m < (1-\epsilon/2)v_m z\}$, we have

$$\mathbb{P}[A_C] = \mathbb{P}[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)]$$
$$\leq \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$+ \mathbb{P}\left[\mathcal{E}_1^+\right] + \mathbb{P}\left[\mathcal{E}_1^-\right]. \tag{19}$$

In order to prove (18), we will first derive an upper bound for $\mathbb{P}[S_m(T_m + n_m) > (1+\epsilon)s_m(t_m + v_m z)|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}]$ in Step 1, and then derive upper bounds for $\mathbb{P}[\mathcal{E}_1^+] + \mathbb{P}[\mathcal{E}_1^-]$ in Step 2.

Step 1:

$\mathbb{P}[S_m(T_m + n_m) > (1+\epsilon)s_m(t_m + v_m z)|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}]$ can be upper bounded as

$$\mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + v_m z)\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$\leq \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)s_m(t_m + n_m/(1 + \epsilon/2))\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$= \mathbb{P}\left[\frac{1 + \epsilon}{(1 + \epsilon/2)^{1/\alpha_m}}s_m((1 + \epsilon/2)t_m + n_m)\right.$$
$$\left. < S_m(T_m + n_m)\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$\leq \mathbb{P}\left[(1 + \epsilon/3)s_m((1 + \epsilon/2)t_m + n_m)\right.$$
$$\left. < S_m(T_m + n_m)\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$\leq \mathbb{P}\left[(1 + \epsilon/3)s_m((1 + \epsilon/2)t_m + n_m)\right.$$
$$\left. < S_m((1 + \epsilon/2)t_m + n_m)\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$+ \mathbb{P}\left[T_m \geq (1 + \epsilon/2)t_m\Big|\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$\triangleq I_1 + I_2.$$

Note that given $\{\mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\}$, we have

$$s_m((1 + \epsilon/2)t_m + n_m) > s_m((1 + \epsilon/2)t_m + (1 - \epsilon/2)n_m)$$
$$> s_m((1 - \epsilon)(t_m + v_m z)).$$

Note that $t_m + v_m z$ is increasing with respect to the total cache size C. Lemma 7.2 implies that there always exists $C(\epsilon)$ such that for all

$C > C_{1,m}(\epsilon)$,

$$I_1 \leq \exp(-\epsilon^2 s_m((1-\epsilon)(t_m + v_m z))/324)$$
$$= \exp\left(-\epsilon^2(1-\epsilon)^{1/\alpha_m} s_m(t_m + v_m z)/324\right).$$

Moreover, since $\sum_{m=1}^M s_m(t_m + v_m z) - \sum_{m=1}^M s_m(t_m) = \rho_M C$, we have

$$\sum_{m=1}^M s_m(v_m z) = \sum_{m=1}^M \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (v_m z)^{1/\alpha_m} \geq \rho_M C.$$

Assuming without lose of generality that $\alpha_1 = \min_{1 \leq m \leq M} \alpha_m$, we have

$$\sum_{m=1}^M \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (v_m z)^{1/\alpha_1} \geq \rho_M C,$$

which implies

$$z > \left(\rho_M C \middle/ \sum_{m=1}^M \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} v_m^{1/\alpha_1}\right)^{\alpha_1}$$
$$\triangleq (\kappa C)^{\alpha_1}.$$

Therefore, we have

$$I_1 \leq \exp\left(-\epsilon^2(1-\epsilon)^{1/\alpha_m} s_m(v_m z)/324\right)$$
$$\leq \exp\left(-\frac{\epsilon^2(1-\epsilon)^{1/\alpha_m}}{324}\Gamma\left(1 - \frac{1}{\alpha_m}\right)(c_m v_m)^{1/\alpha_m}(\kappa C)^{\frac{\alpha_1}{\alpha_m}}\right). \tag{20}$$

Similarly, I_2 can be upper bounded by Lemma 7.2. Recalling $S_m(T_m) = s_m(t_m) = \rho_m C$ and applying Lemma 7.2 yields that there exists $C(\epsilon)$ such that for all $C > C_{2,m}(\epsilon)$

$$I_2 = \mathbb{P}\left[S_m((1+\epsilon/2)t_m) \leq S_m(T_m)\middle| \mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$= \mathbb{P}\left[S_m((1+\epsilon/2)t_m) \leq \rho_m C\right]$$
$$= \mathbb{P}\left[S_m((1+\epsilon/2)t_m) \leq (1+\epsilon/2)^{-1/\alpha_m} s_m((1+\epsilon/2)t_m)\right]$$
$$\leq \exp\left(-((1+\epsilon/2)^{1/\alpha_m} - 1)^2 s_m((1+\epsilon/2)t_m)/36\right)$$
$$\leq \exp\left(-((1+\epsilon/2)^{1/\alpha_m} - 1)^2 s_m(t_m)/36\right)$$
$$\leq \exp\left(-\frac{\epsilon^2 \rho_m C}{324\alpha_m^2}\right). \tag{21}$$

Combining (20) and (21) implies

$$\mathbb{P}\left[S_m(T_m + n_m) > (1+\epsilon)s_m(t_m + v_m z)\middle| \mathcal{E}_1^{+c} \cap \mathcal{E}_1^{-c}\right]$$
$$\leq \exp\left(-\frac{\epsilon^2(1-\epsilon)^{1/\alpha_m}}{324}\Gamma\left(1 - \frac{1}{\alpha_m}\right)(c_m v_m)^{1/\alpha_m}(\kappa C)^{\frac{\alpha_1}{\alpha_m}}\right)$$
$$+ \exp\left(-\frac{\epsilon^2 \rho_m C}{324\alpha_m^2}\right). \tag{22}$$

Up to now, we finish the Step 1.

Step 2:

To complete the proof, we will derive upper bounds for $\mathbb{P}[\mathcal{E}_1^-]$ and $\mathbb{P}[\mathcal{E}_1^+]$ in Step 2.

First, $\mathbb{P}[\mathcal{E}_1^-]$ can be upper bounded by

$$\mathbb{P}\left[\mathcal{E}_1^-\right] = \mathbb{P}\left[n_m < (1 - \epsilon/2)v_m z\right]$$
$$\leq \mathbb{P}\left[n_m < (1 - \epsilon/2)v_m z\middle| \omega \geq (1 - \epsilon/4)z\right]$$
$$+ \mathbb{P}\left[\omega < (1 - \epsilon/4)z\right]$$
$$\leq \mathbb{P}\left[n_m < \frac{1 - \epsilon/2}{1 - \epsilon/4}v_m \omega\middle| \omega \geq (1 - \epsilon/4)z\right]$$
$$+ \mathbb{P}\left[\omega < (1 - \epsilon/4)z\right]$$
$$\triangleq I_3 + I_4. \tag{23}$$

Note that $\mathbb{E}[n_m|\omega] = v_m \omega$. Applying the Chernoff bound and the fact that $\omega > \rho_M C$, we have

$$I_3 \leq \mathbb{P}\left[n_m < (1 - \epsilon/4)v_m \omega\right] \leq \exp\left(-\frac{\epsilon^2 v_m \rho_M C}{32}\right). \tag{24}$$

The remaining problem is to bound $I_4 = \mathbb{P}[\omega < (1 - \epsilon/4)z]$. We will first show that relationship between I_4 and

$$\mathbb{P}\left[\sum_{m=1}^M s_m(t_m + v_m z) > (1 + \epsilon)^2 \sum_{m=1}^M s_m(t_m + v_m \omega)\right], \tag{25}$$

and then derive the bound for (25). Assuming without loss of generality that $\alpha_1 = \min_{1 \leq m \leq M} \alpha_m$, we consider the event

$$\left\{s_1(t_1 + v_1 z) - \frac{3\epsilon}{1 + 3\epsilon}\sum_{m=1}^M s_m(t_m + v_m z) > s_1(t_1 + v_1 \omega)\right\}. \tag{26}$$

The event (26) implies $z > \omega$ and $s_m(t_m + v_m z) > s_m(t_m + v_m \omega)$ for all m. Therefore, we have

$$\left\{s_1(t_1 + v_1 z) - \frac{3\epsilon}{1 + 3\epsilon}\sum_{m=1}^M s_m(t_m + v_m z) > s_1(t_1 + v_1 \omega)\right\}$$
$$\subseteq \left\{\sum_{m=1}^M s_m(t_m + v_m z) - \frac{3\epsilon}{1 + 3\epsilon}\sum_{m=1}^M s_m(t_m + v_m z)\right.$$
$$\left. > \sum_{m=1}^M s_m(t_m + v_m \omega)\right\}$$
$$= \left\{\sum_{m=1}^M s_m(t_m + v_m z) > (1 + 3\epsilon)\sum_{m=1}^M s_m(t_m + v_m \omega)\right\}$$
$$\subseteq \left\{\sum_{m=1}^M s_m(t_m + v_m z) > (1 + \epsilon)^2 \sum_{m=1}^M s_m(t_m + v_m \omega)\right\}$$

Accordingly, the probability (25) can be bounded as

$$\mathbb{P}\left[\sum_{m=1}^M s_m(t_m + v_m z) > (1 + \epsilon)^2 \sum_{m=1}^M s_m(t_m + v_m \omega)\right]$$
$$\geq \mathbb{P}\left[s_1(t_1 + v_1 z) - \frac{3\epsilon}{1 + 3\epsilon}\sum_{m=1}^M s_m(t_m + v_m z) > s_1(t_1 + v_1 \omega)\right]$$
$$\geq \mathbb{P}\left[s_1(t_1 + v_1 z) - 3\epsilon C > s_1(t_1 + v_1 \omega)\right]$$
$$= \mathbb{P}\left[s_1(t_1 + v_1 z) - 3\epsilon s_1(t_1)/\rho_1 > s_1(t_1 + v_1 \omega)\right]$$
$$\geq \mathbb{P}\left[s_1(t_1 + v_1 z) - 3\epsilon s_1(t_1 + v_1 z)/\rho_1 > s_1(t_1 + v_1 \omega)\right]$$
$$= \mathbb{P}\left[(1 - 3\epsilon/\rho_1)\,s_1(t_1 + v_1 z) > s_1(t_1 + v_1 \omega)\right]. \tag{27}$$

In order to build the connection between (27) and I_4 (i.e., $\mathbb{P}[\omega < (1 - \epsilon/4)z]$), we will show that t_1 cannot be too larger than z. Recalling the assumption that $\alpha_1 = \min_{1 \le m \le M} \alpha_m$, we have

$$\sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (v_m z)^{1/\alpha_1}$$

$$> \sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} (t_m + v_m z)^{1/\alpha_m}$$

$$- \sum_{m=1}^{M} \Gamma\left(1 - 1/\alpha_m\right) c_m^{1/\alpha_m} t_m^{1/\alpha_m}$$

$$= \rho_M C = \Gamma\left(1 - 1/\alpha_1\right) c_1^{1/\alpha_1} t_1^{1/\alpha_1} \rho_M / \rho_1,$$

which yields,

$$t_1 < v_1 z \left(\frac{\rho_1 \sum_{i=1}^{M} \Gamma\left(1 - 1/\alpha_i\right) c_i^{1/\alpha_i} v_i^{1/\alpha_1}}{\rho_M \Gamma\left(1 - 1/\alpha_1\right) c_1^{1/\alpha_1} v_1^{1/\alpha_1}} \right)^{\alpha_1}$$

$$\triangleq \kappa_2 v_1 z, \tag{28}$$

where

$$\kappa_2 = \left(\frac{\rho_1 \sum_{i=1}^{M} \Gamma\left(1 - 1/\alpha_i\right) c_i^{1/\alpha_i} v_i^{1/\alpha_1}}{\rho_M \Gamma\left(1 - 1/\alpha_1\right) c_1^{1/\alpha_1} v_1^{1/\alpha_1}} \right)^{\alpha_1}.$$

Combining (27) and (28) implies

$$\mathbb{P}\left[\sum_{m=1}^{M} s_m(t_m + v_m z) > (1 + \epsilon)^2 \sum_{m=1}^{M} s_m(t_m + v_m \omega) \right]$$

$$= \mathbb{P}\left[s_1\left((1 - 3\epsilon/\rho_1)^{\alpha_1} t_1 + (1 - 3\epsilon/\rho_1)^{\alpha_1} v_1 z\right) > s_1(t_1 + v_1 \omega) \right]$$

$$\ge \mathbb{P}\left[s_1\left(t_1 - 3\epsilon\alpha_1/\rho_1 t_1 + (1 - 3\epsilon\alpha_1/\rho_1) v_1 z\right) > s_1(t_1 + v_1 \omega) \right]$$

$$\ge \mathbb{P}\left[s_1\left(t_1 - 3\epsilon\alpha_1/\rho_1 \kappa_2 v_1 z + (1 - 3\epsilon\alpha_1/\rho_1) v_1 z\right) > s_1(t_1 + v_1 \omega) \right]$$

$$\ge \mathbb{P}\left[s_1\left(t_1 + (1 - 3\epsilon(1 + \kappa_2)\alpha_1/\rho_1) v_1 z\right) > s_1(t_1 + v_1 \omega) \right]$$

$$= \mathbb{P}\left[(1 - 3\epsilon(1 + \kappa_2)\alpha_1/\rho_1) z > \omega \right]$$

$$\triangleq \mathbb{P}\left[(1 - \kappa_3 \epsilon) z > \omega \right], \tag{29}$$

where

$$\kappa_3 = 3(1 + \kappa_2)\alpha_1/\rho_1$$

$$= \frac{3\alpha_1}{\rho_1} + \frac{3\alpha_1}{\rho_1} \left(\frac{\rho_1 \sum_{i=1}^{M} \Gamma\left(1 - 1/\alpha_i\right) c_i^{1/\alpha_i} v_i^{1/\alpha_1}}{\rho_M \Gamma\left(1 - 1/\alpha_1\right) c_1^{1/\alpha_1} v_1^{1/\alpha_1}} \right)^{\alpha_1} \tag{30}$$

is a positive constant. In addition, recalling

$$\sum_{m=1}^{M} S_m(T_m + n_m) = \sum_{m=1}^{M} s_m(t_m + v_m z) = C,$$

we have,

$$\mathbb{P}\left[\sum_{m=1}^{M} s_m(t_m + v_m z) > (1 + \epsilon)^2 \sum_{m=1}^{M} s_m(t_m + v_m \omega) \right]$$

$$= \mathbb{P}\left[\sum_{m=1}^{M} S_m(T_m + n_m) > (1 + \epsilon)^2 \sum_{m=1}^{M} s_m(t_m + v_m \omega) \right]$$

$$\le \sum_{m=1}^{M} \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)^2 s_m(t_m + v_m \omega) \right]. \tag{31}$$

Therefore, combining (29) and (31), we have

$$\mathbb{P}\left[(1 - \kappa_3 \epsilon) z > \omega \right]$$

$$\le \sum_{m=1}^{M} \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)^2 s_m(t_m + v_m \omega) \right], \tag{32}$$

where κ_3 is a positive constant defined in (30).

Next, we will derive upper bounds for $\mathbb{P}[S_m(T_m + n_m) > (1 + \epsilon)^2 s_m(t_m + v_m \omega)]$, $1 \le m \le M$. Defining $\mathcal{E}_2 = \{T_m + n_m \le (1 + \epsilon)(t_m + v_m \omega)\}$ and $\mathcal{E}_3 = \{n_m \ge (1 - \epsilon)v_m \omega\}$, we have

$$\mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)^2 s_m(t_m + v_m \omega) \right]$$

$$\le \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon)^2 s_m(t_m + v_m \omega) | \mathcal{E}_2 \cap \mathcal{E}_3 \right]$$

$$+ \mathbb{P}[T_m + n_m \le (1 + \epsilon)(t_m + v_m \omega)]$$

$$+ \mathbb{P}[n_m < (1 - \epsilon)v_m \omega]$$

$$\le \mathbb{P}\left[S_m(T_m + n_m) > (1 + \epsilon) s_m(T_m + n_m) | \mathcal{E}_2 \cap \mathcal{E}_3 \right]$$

$$+ \mathbb{P}[T_m + n_m > (1 + \epsilon)(t_m + v_m \omega)]$$

$$+ \mathbb{P}[n_m < (1 - \epsilon)v_m \omega]$$

$$\triangleq I_5 + I_6 + I_7. \tag{33}$$

Note that $\omega > \rho_M C$. Lemma 7.2 implies that there exists a positive integer $C_{3,m}(\epsilon)$ such that for all $C > C_{3,m}(\epsilon)$

$$I_5 \le \exp(-\epsilon^2 s_m((1 - \epsilon)v_m \rho_M C)/36)$$

$$\le \exp\left(-\frac{\epsilon^2(1 - \epsilon)}{36} \Gamma\left(1 - \frac{1}{\alpha_m}\right) c_m^{1/\alpha_m} (v_m \rho_M C)^{1/\alpha_m} \right). \tag{34}$$

Furthermore, I_6 can be bounded as

$$I_6 \le \mathbb{P}[T_m > (1 + \epsilon)t_m \cup n_m > (1 + \epsilon)v_m \omega]$$

$$\le \mathbb{P}[n_m > (1 + \epsilon)v_m \omega]\mathbb{P}[T_m > (1 + \epsilon)t_m]$$

$$\triangleq I_{61} + I_{62}. \tag{35}$$

For $1 \le m \le M$, the Chernoff bound implies

$$I_{61} = \mathbb{P}[n_m \le (1 + \epsilon)v_m \omega] \le \exp\left(-\frac{\epsilon^2 v_m \rho_M C}{3} \right),$$

For $1 \le m \le M - 1$, Lemma 7.2 implies that there exists a positive integer $C_{4,m}(\epsilon)$ such that for all $C > C_{4,m}(\epsilon)$,

$$I_{62} = \mathbb{P}[T_m \ge (1 + \epsilon)t_m]$$

$$= \mathbb{P}\left[S_m((1 + \epsilon)t_m) \le S_m(T_m) \right]$$

$$= \mathbb{P}\left[S_m((1 + \epsilon)t_m) \le \rho_m C \right]$$

$$= \mathbb{P}\left[S_m((1 + \epsilon)t_m) \le (1 + \epsilon)^{-1/\alpha_m} s_m((1 + \epsilon)t_m) \right]$$

$$\le \exp\left(-((1 + \epsilon)^{1/\alpha_m} - 1)^2 s_m((1 + \epsilon)t_m)/36 \right)$$

$$\le \exp\left(-((1 + \epsilon)^{1/\alpha_m} - 1)^2 s_m(t_m)/36 \right)$$

$$\le \exp\left(-\frac{\epsilon^2 \rho_m C}{144\alpha_m^2} \right).$$

Notably, $I_{62} = 0$ for $m = M$, since $t_M = T_M = 0$. Furthermore, I_7 can be bounded by the Chernoff inequality as

$$I_7 \le \exp\left(-\frac{\epsilon^2 v_m \rho_M C}{2} \right). \tag{36}$$

Therefore, combining (23), (32), (33), (34), (35) and (36), we have for $C > \max\{C_{k,m}(\epsilon) : 1 \leq m \leq M, 3 \leq k \leq 4\}$

$$I_4 = \mathbb{P}\left[\omega < (1 - \epsilon/4)z\right] = \mathbb{P}\left[\omega < \left(1 - \kappa_3 \frac{\epsilon}{4\kappa_3}\right)z\right]$$

$$\leq \sum_{m=1}^{M} \exp\left(-\frac{\epsilon^2(1-\epsilon)}{576\kappa_3{}^2}\Gamma\left(1 - \frac{1}{\alpha_m}\right)c_m{}^{1/\alpha_m}(\nu_m\rho_M C)^{1/\alpha_m}\right)$$

$$+ \sum_{m=1}^{M} 2\exp\left(-\frac{\epsilon^2\nu_m\rho_M C}{48\kappa_3{}^2}\right)$$

$$+ \sum_{m=1}^{M-1} \exp\left(-\frac{\epsilon^2\rho_m C}{2304(\kappa_3\alpha_m)^2}\right). \tag{37}$$

Combining (23), (24) and (37), we have

$$\sum_{C=1}^{\infty} \mathbb{P}\left[\mathcal{E}_1^-\right] < \infty. \tag{38}$$

Using a similar approach, we can prove

$$\sum_{C=1}^{\infty} \mathbb{P}\left[\mathcal{E}_1^+\right] < \infty. \tag{39}$$

Combining (19), (22), (38) and (39), we prove (18). And therefore the Borel-Cantelli lemma implies that for $\forall \epsilon \in (0, 1)$, there exists a $C(\epsilon) = \max\{C_{k,m}(\epsilon) : 1 \leq m \leq M, 1 \leq k \leq 4\}$

$$\mathbb{P}\left[Y_m(\boldsymbol{\rho}; C) > (1 + \epsilon)y_m \quad \text{i.o.}\right] = 0.$$

Similarly, we can prove

$$\mathbb{P}\left[Y_m(\boldsymbol{\rho}; C) < (1 - \epsilon)y_m \quad \text{i.o.}\right] = 0.$$

Thus, we have, as $C \to \infty$

$$\frac{Y_m(\boldsymbol{\rho}; C)}{y_m} \xrightarrow{a.s.} 1.$$

□